EmbeddedRelated.com
DSPB56720AG

DSPB56720AG

NXP USA Inc.
Audio Processor Digital Signal Processor (DSP) 200MHz 144-LQFP (20x20)
101 in stock

Overview

The DSPB56720AG is a dual-core Symphony DSP based on the 24-bit DSP56300 architecture, specifically designed for high-performance audio processing. It operates at 200MHz and integrates dual cores to provide 400 MIPS of total processing power, supported by 744kB of on-chip RAM. This processor includes specialized hardware for audio tasks including Asynchronous Sample Rate Converters (ASRC) and S/PDIF transceivers.

Why Choose This Part

The dual-core architecture allows for effective task isolation, such as running a decoder on one core and room correction on the other. It features 5V tolerant I/O and high output drive current of 24mA, simplifying integration with legacy logic and various peripheral types. The inclusion of hardware ASRCs reduces CPU overhead when synchronizing multiple digital audio streams.

Applications

High-End A/V Receivers
Utilizing dual-core processing to handle complex multi-channel audio decoding and post-processing simultaneously.
Automotive Infotainment
Managing cabin equalization, noise cancellation, and multi-zone audio distribution via the ESAI and S/PDIF interfaces.
Professional Audio Mixers
Leveraging the 24-bit architecture and low-latency internal memory for real-time digital effects and mixing.
Blu-Ray and HD-DVD Players
Providing the necessary computational headroom for high-definition lossless audio codec decompression.

Key Specifications

Type Audio Processor
Interface Host Interface, I2C, SAI, SPI
Clock Rate 200MHz
On-Chip RAM 744kB
Mounting Type Surface Mount
Voltage - I/O 3.30V
Package / Case 144-LQFP
Voltage - Core 1.00V
Non-Volatile Memory External
Operating Temperature 0degC ~ 70degC (TA)
Supplier Device Package 144-LQFP (20x20)

Getting Started

Development typically requires the NXP Symphony Studio IDE and a compatible JTAG debugger for the DSP56300 architecture. Designers must provide a dual-rail power supply with 1.00V for the core and 3.30V for the I/O. Hardware design should prioritize low-impedance decoupling for the 144-LQFP package and plan for external non-volatile memory for boot code.

Also Consider

ADSP-21489 Analog Devices - Offers a SHARC floating-point architecture which provides higher precision for complex filters compared to fixed-point DSPs.