EmbeddedRelated.com
The 2026 Embedded Online Conference
VCK190 Versal AI Core Evaluation Kit

VCK190 Versal AI Core Evaluation Kit

MPN: EK-VCK190-G
AMD / Xilinx
Programmable Logic IC Development Tools Xilinx Versal AI Core VCK190 Evaluation Kit
70 in stock

Overview

The EK-VCK190-G is the premier evaluation kit for the Versal ACAP XCVC1902 device, designed to accelerate the development of high-performance AI and signal processing applications. It features a heterogeneous architecture combining scalar engines, adaptable engines, and AI engines to provide up to 100x greater performance than contemporary server-class CPUs. The board provides high-speed connectivity via PCIe Gen4, SFP28, and QSFP28 interfaces to handle massive data throughput.

Why Choose This Part

The kit offers massive memory bandwidth through 8GB of LPDDR4 and a DDR4 UDIMM slot, supporting data-intensive workloads. It simplifies high-speed system design by providing pre-validated interfaces for PCIe Gen4 x8 and dual 100G networking via QSFP28. The XCVC1902 device allows for dynamic hardware reconfiguration, enabling developers to optimize the architecture for specific algorithmic bottlenecks.

Applications

Edge AI Inference
Utilizing integrated AI Engines to run complex neural networks for real-time object detection and classification at the edge.
5G Wireless Infrastructure
Implementing beamforming and signal processing algorithms for high-bandwidth radio units and baseband processing.
Video Processing and Streaming
Leveraging high-speed transceivers and logic to perform real-time 8K video transcoding and image enhancement.
Automotive ADAS Development
Prototyping advanced sensor fusion and vision-based safety systems using the high-bandwidth LPDDR4 memory and I/O.

Getting Started

Developers should begin by downloading the Vivado Design Suite and Vitis Unified Software Platform from AMD. Use the provided microSD card to boot the pre-built Linux images and run the targeted reference designs (TRDs) to verify hardware functionality. Connection to a host PC is managed via the onboard JTAG bridge or the PCIe edge connector for system-level integration testing.

The 2026 Embedded Online Conference