EmbeddedRelated.com
    Parts    FT601Q-B-R
FT601Q-B-R

FT601Q-B-R

FTDI, Future Technology Devices International Ltd
USB Bridge, USB to FIFO USB 3.0 FIFO, USB Interface 76-QFN (9x9)
Active8,610 in stock
Datasheet Digi-Key Compare Prices

Overview

The FT601Q-B-R is a high-performance USB 3.0 to FIFO bridge chip designed to facilitate SuperSpeed data transfers up to 5Gbps. It provides a 32-bit wide parallel FIFO interface that allows for seamless integration between high-speed hardware designs and a USB host. This bridge is ideal for applications requiring massive data throughput without the complexity of developing custom USB 3.0 PHY firmware.

Why Choose This Part

It supports USB 3.0 SuperSpeed (5Gbps) with a multi-channel FIFO mode that manages up to 8 logical endpoints. The 16KB internal RAM buffer helps maintain high throughput, while the integrated LDO and power-on-reset circuit simplify the external BOM. Its support for BC1.2 battery charging detection also makes it suitable for mobile-interfaced peripherals.

Applications

High-Definition Video Imaging
Streaming uncompressed high-frame-rate video data from image sensors or FPGAs to a PC over USB 3.0.
Data Acquisition Systems
Interfacing high-speed ADCs or logic analyzers with host software for real-time signal analysis.
FPGA-to-Host Communication
Providing a high-bandwidth pipe for software-defined radio (SDR) or hardware-in-the-loop (HIL) simulations.
Medical Imaging
Transferring large volumes of raw sensor data from ultrasound or X-ray equipment for processing.

Key Specifications

Function Bridge, USB to FIFO
Protocol USB
Interface FIFO, USB
Standards USB 3.0
Package / Case 76-VFQFN Exposed Pad
Current - Supply 185mA
Voltage - Supply 1.65V ~ 1.95V, 2.3V ~ 2.7V, 3V ~ 3.6V
Operating Temperature -40degC ~ 85degC (TA)
Supplier Device Package 76-QFN (9x9)

Getting Started

Start development using the UMFT601X evaluation board to test the 32-bit FIFO interface. FTDI provides D2XX drivers and a specialized FT60X chip configuration utility for customizing USB descriptors. Firmware integration typically involves mapping the FPGA or MCU logic to the chip's WR_N, RD_N, and TXE_N/RXF_N handshaking signals.

Also Consider

EZ-USB FX3 IFXInfineon Technologies - Offers an integrated ARM9 core and more flexible GPIF II interface for complex custom protocols.