EmbeddedRelated.com
The 2026 Embedded Online Conference
IS25LP040E-JNLE-TR

IS25LP040E-JNLE-TR

ISSI, Integrated Silicon Solution Inc
FLASH - NOR Memory IC 4Mbit SPI - Quad I/O, QPI, DTR 104 MHz 8 ns 8-SOIC
Active6,185 in stock

Overview

The IS25LP040E-JNLE-TR is a 4Mbit serial NOR flash memory device designed for high-performance storage applications. It supports Standard SPI, Quad I/O, and QPI interfaces with Double Transfer Rate (DTR) capabilities, achieving clock frequencies up to 104 MHz. This non-volatile memory operates on a supply voltage range of 2.3V to 3.6V in a compact 8-pin SOIC package.

Why Choose This Part

This device offers high-speed throughput via Quad I/O and DTR modes, significantly reducing boot times compared to standard SPI flash. It features low power consumption with a 17uA standby current and operates reliably across an extended temperature range of -40C to +105C.

Applications

Firmware Storage
Storing boot code and execution-in-place (XiP) firmware for microcontrollers in industrial and consumer electronics.
Configuration Bitstreams
Holding configuration data for small FPGAs or CPLDs that require rapid loading upon power-up.
Parameter Logging
Saving calibration data, system logs, and user settings in space-constrained embedded systems.

Key Specifications

Technology FLASH - NOR
Access Time 8 ns
Memory Size 4Mbit
Memory Type Non-Volatile
Memory Format FLASH
Mounting Type Surface Mount
Package / Case 8-SOIC (0.154", 3.90mm Width)
Clock Frequency 104 MHz
Memory Interface SPI - Quad I/O, QPI, DTR
Voltage - Supply 2.3V ~ 3.6V
Memory Organization 512K x 8
Operating Temperature -40degC ~ 105degC (TA)
Supplier Device Package 8-SOIC
Write Cycle Time - Word, Page 1.2ms

Getting Started

Engineers can interface this memory with any MCU featuring an SPI or QSPI peripheral; ensure the host controller supports 3.3V logic levels. Development typically involves using a standard SPI flash driver or a library supporting the SFDP (Serial Flash Discoverable Parameters) standard to automate timing and command configuration. Validating the 8ns access time is critical when designing for maximum clock speeds on high-speed PCB traces.

The 2026 Embedded Online Conference