EmbeddedRelated.com
    Parts   FPGAs & CPLDs    P0803
Atum A3 Nano Agilex 3 C-Series Evaluation Board

Atum A3 Nano Agilex 3 C-Series Evaluation Board

MPN: P0803
Terasic Inc.
Atum A3 Nano Agilex 3 C-Series FPGA A3CZ135 Agilex™ 3 C-Series FPGA Embedded Evaluation Board
Active136 in stock
Datasheet Digi-Key Compare Prices

Overview

The Atum A3 Nano is a compact evaluation platform featuring the Intel Agilex 3 C-Series FPGA (A3CZ135), designed for low-power edge applications and digital logic design. This board integrates 64MB of RAM and 16MB of Flash, providing a complete environment for prototyping hardware-accelerated algorithms and embedded systems. It includes modern connectivity like USB Type-C and HDMI, alongside a 36-pin GPIO header for hardware expansion.

Why Choose This Part

The board offers a high-density A3CZ135 FPGA in a small form factor, making it ideal for space-constrained prototypes. It features a rich peripheral set including 10 PWM channels and an 8-channel 12-bit ADC for versatile analog-to-digital interfacing. The inclusion of a built-in oscillator and RTC simplifies timing-critical applications without requiring external clocking components.

Applications

Edge AI and Computing
Utilizing the Agilex 3 architecture for low-power inference and real-time data processing at the network edge.
Image and Video Processing
Leveraging the built-in HDMI interface and FPGA fabric for high-speed video filtering, scaling, and display tasks.
Embedded System Prototyping
Developing custom SoC solutions using the integrated 12-bit ADC, PWM channels, and various serial interfaces like SPI and I2C.
Digital Logic Education
Serving as a modern platform for classroom instruction in HDL coding and complex logic circuit design.

Key Specifications

Type FPGA
Contents Board(s), Cable(s), Power Supply
Platform Atum A3 Nano Agilex 3 C-Series FPGA
Utilized IC / Part A3CZ135

Getting Started

Developers should use the Intel Quartus Prime Pro Edition software to target the Agilex 3 architecture. The board is powered and programmed via the USB Type-C connector, and hardware expansion is managed through the 36-pin GPIO header. Comprehensive design examples for the A3CZ135 are typically provided by Terasic to accelerate the implementation of UART, SPI, and HDMI projects.

Also Consider

MAX 10 FPGA Evaluation Board Intel - A lower-cost entry point for simple logic integration and basic embedded control applications.

Categories

FPGAs & CPLDs Development Boards > FPGA Dev Boards