DIOPI6C20800BIAEX

Overview

The PI6C20800BIAEX is a high-performance PCIe 3.0 compliant clock buffer designed to distribute a single differential HCSL input to eight differential HCSL outputs. Operating at 3.3V, this device supports frequencies up to 400MHz and includes an integrated phase jitter filter specifically for PCIe applications. It provides versatile control via SMBus for individual output tristate management and programmable PLL bandwidth.

Why Choose This Part

This buffer offers a 1:8 ratio which simplifies clock distribution in dense designs while maintaining low jitter for PCIe 3.0 compliance. The ability to switch between PLL and Fanout modes, combined with SMBus control for power management and output enabling, provides significant flexibility for optimizing signal integrity and power consumption.

Applications

Getting Started

Designers should ensure the HCSL termination follows the 50-ohm differential trace requirements and consult the datasheet for proper SMBus addressing to control output states. The PI6C20800BIEVB evaluation board can be used to verify signal integrity and jitter performance before final PCB layout.

PI6C20800 Family

Comparing specs that differ across variants. The current part is highlighted.

Categories