EmbeddedRelated.com
Forums
Memfault Beyond the Launch

help?can at91rm9200's smc configurate to 8080 timing?

Started by "jec...@ymail.com" August 11, 2009
hi,all
can at91rm9200's smc controler be configurated to 8080 timing?
if can,how?

regards~

________________
Je CHern

I think that would be tricky.
8080 had a clock generator to generate a 2-phase clock (Phi 1 & 2). This
was the 8224 IIRC...
You would have to generate a 2nd clock, phase shifted and then synchronise
it.
(8085 had this "bullt-in").

Why would you want to do this ?
Any peripherals for 8080 would be hopelessly slow anyway.

B rgds
Kris
On Tue, 11 Aug 2009 03:18:31 -0000, "j...@ymail.com"
wrote:
> hi,all
> can at91rm9200's smc controler be configurated to 8080 timing?
> if can,how?
>
> regards~
>
> ________________
> Je CHern
>
>
Thx for your reply...
Because i want to control the lcd ,and the lcd have the mcu interface,not rgb interface,and the mcu interface is 8080-series
timing,so...
i design the lcd's mcu interface to connect the rm9200's smc
interface...
but now i can't set the smc_csr register to generate the 8080
timing...

sorry about my english

Regards~
____________
Je CHern

--- In A..., wrote:
>
> I think that would be tricky.
> 8080 had a clock generator to generate a 2-phase clock (Phi 1 & 2). This
> was the 8224 IIRC...
> You would have to generate a 2nd clock, phase shifted and then synchronise
> it.
> (8085 had this "bullt-in").
>
> Why would you want to do this ?
> Any peripherals for 8080 would be hopelessly slow anyway.
>
> B rgds
> Kris
> On Tue, 11 Aug 2009 03:18:31 -0000, "jechern@..."
> wrote:
> > hi,all
> > can at91rm9200's smc controler be configurated to 8080 timing?
> > if can,how?
> >
> > regards~
> >
> > ________________
> > Je CHern
> >
> >
> >
> >
> >
> >
I suspect that the request was to generate RD, WR, AE,RESET, IOREAD,
IOWRITE and so on bus signals. (as opposed to M6800 style)

If that is so, a few simple gates could do the translation.

(s) Derek
At 16:33 8/11/2009 +1000, you wrote:
>I think that would be tricky.
>8080 had a clock generator to generate a 2-phase clock (Phi 1 & 2). This
>was the 8224 IIRC...
>You would have to generate a 2nd clock, phase shifted and then synchronise
>it.
>(8085 had this "bullt-in").
>
>Why would you want to do this ?
>Any peripherals for 8080 would be hopelessly slow anyway.
>
>B rgds
>Kris
>
>On Tue, 11 Aug 2009 03:18:31 -0000,
>"j...@ymail.com"
><j...@126.com>
>wrote:
> > hi,all
> > can at91rm9200's smc controler be configurated to 8080 timing?
> > if can,how?
> >
> > regards~
> >
> > ________________
> > Je CHern
> >
> >
> >
> >
> >
> > Yahoo! Groups Links
> >
> >
>
Because my poor English, I don't quit know about what you say.
But Thx for your reply.

I want smc configurate to 8080 timing in order to control the ssd1298
ic, a lcd controller.

and this is my smc configurate:
configurate 1:
// AT91C_BASE_SMC2->SMC2_CSR[2]=0
// | ((10<0)&AT91C_SMC2_NWS)
// | AT91C_SMC2_WSEN
// | ((0<8) &AT91C_SMC2_TDF)
// | AT91C_SMC2_BAT
// | AT91C_SMC2_DBW_16
// | AT91C_SMC2_ACSS_1_CYCLE
// | ((6<24) &AT91C_SMC2_RWSETUP)
// | ((6<28) &AT91C_SMC2_RWHOLD)
// ;

_________________________________________________________________
configurate 2:
AT91C_BASE_SMC2->SMC2_CSR[2] = ((0 << 0) & AT91C_SMC2_NWS) /* One wait state */
| AT91C_SMC2_WSEN /* Enable wait states */
| ((0 << 8) & AT91C_SMC2_TDF)
| AT91C_SMC2_BAT /* Connected device is a 16-bit wide device */
| AT91C_SMC2_DBW_16 /* 16-bit bus width */
| AT91C_SMC2_ACSS_STANDARD
| ((0 << 24) & AT91C_SMC2_RWSETUP)
| ((0 << 28) & AT91C_SMC2_RWHOLD);

i am puzzled that both configurate can work, i can controll the
ssd1298 exactly. i don't know why... :_)

_________________________________________________________________

--- In A..., "Derek J. Lassen" wrote:
>
> I suspect that the request was to generate RD, WR, AE,RESET, IOREAD,
> IOWRITE and so on bus signals. (as opposed to M6800 style)
>
> If that is so, a few simple gates could do the translation.
>
> (s) Derek
> At 16:33 8/11/2009 +1000, you wrote:
> >
> >
> >I think that would be tricky.
> >8080 had a clock generator to generate a 2-phase clock (Phi 1 & 2). This
> >was the 8224 IIRC...
> >You would have to generate a 2nd clock, phase shifted and then synchronise
> >it.
> >(8085 had this "bullt-in").
> >
> >Why would you want to do this ?
> >Any peripherals for 8080 would be hopelessly slow anyway.
> >
> >B rgds
> >Kris
> >
> >On Tue, 11 Aug 2009 03:18:31 -0000,
> >"jechern@..."
> ><jechern@...>
> >wrote:
> > > hi,all
> > > can at91rm9200's smc controler be configurated to 8080 timing?
> > > if can,how?
> > >
> > > regards~
> > >
> > > ________________
> > > Je CHern
> > >
> > >
> > >
> > >
> > >
> > >

Memfault Beyond the Launch