EmbeddedRelated.com

Shayne Murray (@qbitrex)

Semi-Retired Database Programmer in another life. Currently devoted to Quantum Computing through my Website qbitrex.com. Currently investigating the Mojo Spartan/Arduino board using primitive logic gates to investigate Metastability.

Re: Synchronizing Multiple FPGA Prototype Boards

Reply posted 7 years ago (03/06/2017)
Thanks for your reply TimIt is basically has to be low speed (50 Mhz) as the light circuit part is pretty doughy in response from my initial experiments.The light...

Re: Synchronizing Multiple FPGA Prototype Boards

Reply posted 7 years ago (03/06/2017)
Thanks Pedro for your reply.1. Clock Frequency is 50MHz2. IOSTANDARD = LVTTL; Yes I intend using the Mojo clock which uses the Xilinx Spartan FPGA. I don't have...

Synchronizing Multiple FPGA Prototype Boards

New thread started 7 years ago
My project requires large numbers of IO lines.I love the dedicated ATmega32U4 processor for serial comms on the Mojo, it runs lickety split with it's cut down optimised...

Re: New video -- PID tuning

Reply posted 8 years ago (07/07/2016)
Thanks for your effort I had to Google what a PID was.The robotics/flying drone crowd should appreciate your expertise.I was a bit worried by your propeller example...

Use this form to contact qbitrex

Before you can contact a member of the *Related Sites:

  • You must be logged in (register here)
  • You must confirm you email address