EmbeddedRelated.com

Aashwin Basnet (@embeddedelectronics)

Student at Trinity College, Hartford, CT

Thank you for the reply. I used coregen to create a 10 MHz clock signal from the FPGA. Is there any documentation on how to take that signal out of the FPGA and...
Yes, that is exactly what I am trying to do. Generate a 10 MHz clock from the FPGA and then supply it as an input to the function generator. Any reference on how...
Hi, So I want to synchronize the clock cycle of an FPGA in mojo V3 development board, whose default clock cycle is 50 MHz with a function generator. Currently,...

Use this form to contact embeddedelectronics

Before you can contact a member of the *Related Sites:

  • You must be logged in (register here)
  • You must confirm you email address