VHDL tutorial - part 2 - Testbench

Gene Breniman
4 comments

[quicklinks]In an earlier article I walked through the VHDL coding of a simple design. In this article I will continue the process and create a test bench module to test the earlier design. The Xilinx ISE environment makes it pretty easy to start...