EmbeddedRelated.com
Forums
Memfault Beyond the Launch

Power Quicc 3 problem HW/SW ??

Started by Moti Cohen May 6, 2008
Hi all,
Our MPC8548E is having problems loading the DDR2 memory (boot) from
the driver burned on the flash.
The DDR interface and flash interface (LBC) were tested stand alone
and found to be working properly.
Errors accour only when writing the DDR from the flash and it happens
(the error) at the same data sequence every time.
When we changed the code a little bit and this data shifted to another
address we got the same error at the same 64 bits of data with the
address shift in the DDR.

I will be happy to know if you guys have any ideas ...
Thanks, Moti.
Moti Cohen wrote:
> Our MPC8548E is having problems loading the DDR2 memory > (boot) from the driver burned on the flash.
By driver, I assume you mean the boot loader?
> The DDR interface and flash interface (LBC) were tested > stand alone and found to be working properly.
DDR SDRAM is "fun" to configure. You need to read the SPD EEPROM and configure the DDR-SDRAMs accordingly.
> Errors accour only when writing the DDR from the flash > and it happens (the error) at the same data sequence > every time. When we changed the code a little bit and > this data shifted to another address we got the same > error at the same 64 bits of data with the address shift > in the DDR.
You really haven't given us much to go on. Have you run any RAM tests after configuring the controller and DDR-SDRAM? Is the RAM test failing? What is the "code" supposed to do? What did you change? What boot-loader are you using? u-boot? Has it ever worked before? -- Michael N. Moran (h) 770 516 7918 5009 Old Field Ct. (c) 678 521 5460 Kennesaw, GA, USA 30144 http://mnmoran.org "So often times it happens, that we live our lives in chains and we never even know we have the key." "Already Gone" by Jack Tempchin (recorded by The Eagles) The Beatles were wrong: 1 & 1 & 1 is 1

Memfault Beyond the Launch