Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Discussion Groups
FPGA-CPU
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Small CPUs in FPGAs [44 Articles]
Rick Collins - Jul 31 2008
Hi,
It looks like this group has been slumbering for a bit. This seems to
be the ideal place to have my discussion, but I'm not sure if there
will be anyone listening? I se... 
Call for participation in VLSI 2009 in New Delhi.
vlsiconference - Jul 12 2008
Friends,
As you all know, the 22nd conference on VLSI Design would be held in
New Delhi from January 5 to 9th 2009 at The Hotel Taj Palace. The
theme for the conference is "Im... Looking for Lattice XP2 eval board
thilo - May 15 2008
G'day gents,
I'm wondering are there any other lattice XP2 eval boards out?
I found from lattice a 2.5K$ and a 700$ board, but
I would need something not as big as those.
D... SD card interface using FPGA [4 Articles]
k7ar...@gmail.com - Apr 22 2008
hai all , i am arun . i am working on interfacing SD card using FPGA. i am using SPI mode of communication to SD card .
1. i wrote the code in verilog for the identification mode ... baud rate devisor [7 Articles]
modeonz007 - Apr 22 2008
i am using spartan 3e ...i try to communicate with the pc by using
serial communication ..... i use 50 mhz clk ..... i want to get 9600
baud rate to send a 8 bit register .... ... Re: Max CPU speed
thilo - Apr 2 2008
Unless all the processing actually happens inside of a cache (I've seen
intensive multiply loops in 1kb),
this would (under certain instances like the above) make perfect sense... Re: Max CPU speed
Tommy Thorn - Apr 1 2008
--- Rob Finch wrote:
> With 8MB/s of main memory bandwidth,
> What's a reasonable expectation for how fast a CPU
> may operate ?
>
> eg. 80 MHz ?
main memory ban... Re: Max CPU speed
Kolja Sulimma - Apr 1 2008
That depends on your cache architecture and your application.
For some applications you do not care at all about memory bandwidth.
Kolja Sulimma
2008/4/1, Rob Finch :
>
... Re: Some Looping error i think
John Kent - Mar 22 2008
I'm no expert Sim,
but you are writing VHDL like it is a procedural language.
You should really only have the one clock, say the pixel clock which I
assume is pclk,
then make ... Frame Grabber using FPGA [2 Articles]
":: aH[sIM] ::" - Mar 12 2008
Hello,
I have decided to use c3088 camera which uses ov6620 from Omnivision on my project. I would like to grab 2 frames into the FPGA.
The camera has VSYNC, HREF, PCLK AND ...