EmbeddedRelated.com
Memfault Beyond the Launch

Help - LPC1768 - Interfacing

Started by sriram16 in comp.arch.embedded8 years ago 2 replies

Hello everyone , My name is Sriram. I am a engineering student. I have been wanting to interface a Micro SD card using LPC1768 micro-controller...

Hello everyone , My name is Sriram. I am a engineering student. I have been wanting to interface a Micro SD card using LPC1768 micro-controller , I have tried learning to use SPI protocol but wasn't able to. If anybody could provide me any suggestions or any material on how to go forward with following would be very helpful for me: 1. Using Spi Protocol in brief with an example 2. Interfacing ...


LPC1768 USB hangup

Started by John Larkin in comp.arch.embedded12 years ago 24 replies

We built a little picosecond pulse generator box with a USB interface. The USB is directly into an LPC1768 NXP ARM chip, and we're using...

We built a little picosecond pulse generator box with a USB interface. The USB is directly into an LPC1768 NXP ARM chip, and we're using the USB stack and inf file that Code Red provided. It enumerates as a serial port. It's "unsupported", which means it's *really* unsupported. Under Windows XP, there's a small glitch. I can plug/unplug the USB cable, and it always makes all the proper...


USB Composite LPC1768 CDC

Started by DSTWRT in comp.arch.embedded13 years ago

Hello, I have succeeded in creating a USB composite device that creates four VCOM's, using a LPC1768. I have looped (via software) the input to...

Hello, I have succeeded in creating a USB composite device that creates four VCOM's, using a LPC1768. I have looped (via software) the input to the output on each VCOM. After successfully installing these VCOM's in Windows 7 all works as expected, however when I install them in Windows XP, the last 3 work properly, except the first one. The symptoms are that when I input characters from either...


ARM LPC1768 Cortex M3 Project

Started by taharehman in comp.arch.embedded13 years ago 4 replies

Hello, This is an undergrad student having a little experience with 8051 microcontrollers. This year, I chose to learn about ARM...

Hello, This is an undergrad student having a little experience with 8051 microcontrollers. This year, I chose to learn about ARM Microcontrollers, so I chose a project Digital Photo Frame on VGA with ARM LPC1768. About the project, it should copy image from SD Card to some temporary storage(or this might be unnecessary, as I dont know because I have a little experience with the timings and all) ...


pulse counter using LPC1768 proving to very challenging

Started by navman in comp.arch.embedded13 years ago 56 replies

Hi, I'm trying to counter some pulses (2-10usec width) using the LPC1768 Cortex-M3 microcontroller. There are 2 channels on which I have count...

Hi, I'm trying to counter some pulses (2-10usec width) using the LPC1768 Cortex-M3 microcontroller. There are 2 channels on which I have count the pulses on. I have to allow only pulses that are > =2us pulse width (so we cannot simply use the counter function). But it is turning out to be an incredibly difficult feat to achieve this on a 100MHz Cortex-M3. The problem arises when we try to mea


LPC1768 copy & execute isr from sram

Started by navman in comp.arch.embedded13 years ago 2 replies

Hi, Is there any example code to make the ISR to run out of SRAM. I know that it involves the following steps: 1) Copy ISR from flash to...

Hi, Is there any example code to make the ISR to run out of SRAM. I know that it involves the following steps: 1) Copy ISR from flash to SRAM. 2) Copy vector table to SRAM 3) Remap vector table to SRAM using VTOR I'm struggling here. Any examples for such code? I'm using the LPC1768 processor with LPCxpresso IDE/compiler. I need to do this to avoid the annoying lag when jumping to interrup...


LPC1768 EXT0 interrupt huge lag

Started by navman in comp.arch.embedded13 years ago 15 replies

Hi, I've setup LPC1768 for external falling edge interrupt on EINT0 pin and in the interrupt handler, I just clear the interrupt flag and make a...

Hi, I've setup LPC1768 for external falling edge interrupt on EINT0 pin and in the interrupt handler, I just clear the interrupt flag and make a pin (P0.0) low and immediately high again. When I check the EINT0 pin and the output pin P0.0 on an oscilloscope, there is a huge lag, about 520ns between the falling edge of EINT0 & the P0.0 becoming low. I use the LPCxpresso complier and I confirm t...


Re: USB transfer rate LPC17xx

Started by linnix in comp.arch.embedded13 years ago 1 reply

On May 14, 2:35=A0pm, Andrew Jackson wrote: > On 14/05/2011 17:29, linnix wrote: > > > On May 14, 9:12 am, "navman" =A0wrote: > > > ...

On May 14, 2:35=A0pm, Andrew Jackson wrote: > On 14/05/2011 17:29, linnix wrote: > > > On May 14, 9:12 am, "navman" =A0wrote: > > > Hi, > > > We are designing a device which needs to transfer data to a PC over US= B > > > continuously. We plan to use the LPC1768 Cortex-M3 processor for this > > > application. We would like some opinion on the


another weird USB thing

Started by John Larkin in comp.arch.embedded12 years ago 9 replies

Our little USB interfaced thing is doing something else that I don't understand. We use an LPC1768 to manage DACS and stuff. It has a USB...

Our little USB interfaced thing is doing something else that I don't understand. We use an LPC1768 to manage DACS and stuff. It has a USB interface, which we program such that it enumerates as a serial port. Sometimes, when we talk from a PC to the box, we get extra junk characters in the ascii data coming back from our box. This happens with Windows and Linux, using standard terminal ...


USB transfer rate LPC17xx

Started by navman in comp.arch.embedded13 years ago 7 replies

Hi, We are designing a device which needs to transfer data to a PC over USB continuously. We plan to use the LPC1768 Cortex-M3 processor for...

Hi, We are designing a device which needs to transfer data to a PC over USB continuously. We plan to use the LPC1768 Cortex-M3 processor for this application. We would like some opinion on the best approach for the USB class implementation. We are looking at about 400Kbytes/sec sustainable transfer rate between the device to PC. The reverse traffic will be quite lean. We were thinking of usin...


CubeMX or not?

Started by pozz in comp.arch.embedded4 years ago 13 replies

I worked with NXP Cortex-M3 LPC1768 and similar and Microchip/Atmel SAM D20/C21. I didn't like Atmel Software Framework so I extracted a buch...

I worked with NXP Cortex-M3 LPC1768 and similar and Microchip/Atmel SAM D20/C21. I didn't like Atmel Software Framework so I extracted a buch of low-level files from ASF (mainly headers to manipulate registers) and rewrite the high-level drivers for peripherals I used (UART, ADC, Timers, ...) It wasn't a simple task, I spent many days to understand what ASF really do, decide what to ...


Dynamic allocation and newlib-nano

Started by pozz in comp.arch.embedded5 years ago 10 replies

I normally don't use dynamic allocation in embedded projects, however there are situations where this isn't possible. I'm working on a...

I normally don't use dynamic allocation in embedded projects, however there are situations where this isn't possible. I'm working on a project with LPC1768 Cortex-M3 MCU that features 32kB+32kB RAM. I'm using lwip+mbedTLS to make a TLS connection to AWS IoT Core through Ethernet. After a precise allocation of data blocks (incoming Ethernet packets, outgoing packets and so on), it see...


SPI Flash: don't work high-speed read at 48MHz

Started by pozz in comp.arch.embedded6 years ago 4 replies

I'm using Microchip SST26VF064B SPI Flash memory with an LPC1768 from LPC. It works until I change the SPI clock frequency from 24MHz to...

I'm using Microchip SST26VF064B SPI Flash memory with an LPC1768 from LPC. It works until I change the SPI clock frequency from 24MHz to 48MHz. I'm using HIGH-SPEED READ command that should work up to 104MHz (the power supply is 3.3V). For example I read 0x28 0x26 when they should be 0x51 0x4C. 0010 1000 0010 0110 -> 0x28 0x26 0101 0001 0100 1100 -> 0x51 0x4C They appears s



Memfault Beyond the Launch